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vSUMMARY
Instruction scheduling and register allocation are two of the most important opti-
mization phases in modern compilers as they have a significant impact on the quality of
the generated code. Unfortunately, the objectives of these two optimizations are in con-
flict with one another. The instruction scheduler attempts to exploit ILP and requires
many operands to be available in registers. On the other hand, the register allocator
wants register pressure to be kept low so that the amount of spill code can be mini-
mized. Currently these two phases are done separately, typically in three passes: pre-
pass scheduling, register allocation and post-pass scheduling. But this separation can
lead to poor results. Previous research attempted to solve the phase ordering problem
by combining the instruction scheduler with graph-coloring based register allocators,
but these are computationally expensive. Linear scan register allocators, on the other
hand, are simple, fast and efficient. In this thesis we describe our effort to integrate in-
struction scheduling with a linear scan allocator. Furthermore, our integrated optimizer
is able to take advantage of execution frequencies obtained through profiling. Our in-
tegrated register allocator and instruction scheduler achieved good code quality with
significantly reduced compilation times. On the SPEC2000 benchmarks running on a
900MHz ItaniumII, compared to OpenIMPACT, we halved the time spent in instruction
scheduling and register allocation with negligible impact on execution times.
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Compilers are typically software systems that do the translation of programs written
in high-level languages, like C or Java, into equivalent programs in machine language
that can be executed directly on a computer. Usually, compilers are organized in several
phases which perform various operations. The front-end of the compiler, which typi-
cally consists of the lexical analysis, parsing and semantic analysis, analyzes the source
code to build an internal representation of the program. This internal representation is
then translated to an intermediate language code on which several machine-independent
optimizations are done. Finally, in the back-end of the compiler, the low-level code is
generated and all the target-dependent optimizations are performed. Figure 1.1 shows
the general organization of a compiler.
An important part of a compiler are the code optimization phases that are performed,
both on the intermediate-level and low-level code. These optimizations attempt to tune
the output of the compiler so that some characteristics of the executable program are
minimized or maximized. In most cases, the main goal of an optimizing compiler is to
reduce the execution time of a program. However, there may be some other metrics to
consider besides execution speed. For example, in embedded and portable systems it is
also very important to minimize the code size (due to limitations in memory capacity)
and to reduce the power consumption. In general, when performing such optimizations
the compiler seeks to be as aggressive as possible in improving such code metrics, but
never at the expense of program correctness, as the resulting object code must have the
same behavior as the original program.
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Figure 1.1: Compiler phases
Usually, all compiler optimizations will improve the performance of the input pro-
grams, but only very rarely they can produce object code that is optimal. There may
even be cases when an optimization actually decreases the performance or makes no
difference at all for some inputs. In fact, in most cases it is undecidable whether or not
a particular optimization will improve a particular performance metric. Also, many of
the compiler optimizations are NP-complete and this is why they have to be based on
heuristics in order that the compilation process finishes in reasonable time. Sometimes,
if the cost of applying an optimization is still too high (in the sense that it takes more
compilation time than it is worth in generated improvement) it is useful to apply it only
to the ”hottest” parts of a program, i.e. the most frequently executed code. The infor-
mation about these parts of code can be determined using a profiler, a tool that is able
to discover where the program spends most of its execution time.
Two of the most important optimizations of a compiler’s backend are register allo-
cation and instruction scheduling. They both are essential to the quality of the compiled
code, and this is the reason why they have received widespread attention in past aca-
demic and industrial research.
The main job of the register allocator is to assign program variables to a limited
number of machine registers. Most computer programs need to process a large number
of different data items, but the CPU can only perform operations on a small fixed num-
ber of physical registers. Even if memory operands are supported, accessing data from
registers is considerably faster than accessing the memory. For these reasons, the goal
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of an ambitious register allocator is to do the allocation of the machine’s physical reg-
isters in such a way that the number of run-time memory accesses is minimized. This
is a NP-complete problem and several heuristic-based algorithms have been developed.
The most popular approach used in nearly all modern compilers is the graph-coloring
based register allocator that was proposed by Chaitin et al. [11]. This algorithm usually
produces good code and is able to obtain significant improvements over simpler register
allocation heuristics. However, it can be quite expensive in terms of complexity. An-
other well-known algorithm for register allocation, proposed by Poletto et al. [46], is the
linear scan register allocator. This approach is also heuristic-based, but needs only one
pass over the program’s live ranges and therefore is simpler and faster than the graph-
coloring one. The quality of the code produced using this algorithm is comparable to
using an aggressive graph coloring algorithm, hence this technique is very useful when
both the compile time and run time performance of the generated code are important.
Instruction scheduling is a code reordering transformation that attempts to hide the
latencies present in modern day microprocessors, with the ultimate goal of increasing
the amount of parallelism that a program can exploit. This optimization is a major fo-
cus in the compilers designed for architectures supporting instruction level parallelism,
such as VLIW and EPIC processors. For a given source program the main goal of
instruction scheduling is to schedule the instructions so as to correctly satisfy the de-
pendences between them and to minimize the overall execution time on the functional
units present in the target machine. Likewise register allocation, instruction schedul-
ing is NP-complete and the predominant algorithm used for this, called list scheduling,
is based on various heuristics which attempt to order the instructions based on certain
priorities. In most cases, priority is given to instructions that would benefit from being
scheduled earlier as they are part of a long dependence chain and any delay in their
scheduling would increase the execution time. This type of algorithm can be applied
both locally, i.e. within basic blocks, and also to more global regions of code which
consist of multiple blocks and even multiple paths of control flow.
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1.2 Motivation and Objective
As both register allocation and instruction scheduling are essential optimizations
for improving the code performance on the current complex processors, it is very im-
portant to find ways to avoid introducing new constraints that would make their job
more difficult. Unfortunately, this is not an easy task as these two optimizations have
somewhat conflicting objectives. In order to maximize the utilization of the functional
units the scheduler exploits the ILP and schedules as many concurrent operations as
possible, which in turn require that a large number of operand values be available in
registers. On the other hand, the register allocator attempts to keep register pressure
low by maintaining fewer values in registers so as to minimize the number of runtime
memory accesses. Moreover, the allocator may reuse the same register for independent
variables, introducing new dependences which restrict code motion and, thus, the ILP.
Therefore, their goals are incompatible.
In current optimizing compilers these two phases are usually processed separately
and independently, either code scheduling after register allocation (postpass scheduling)
or code scheduling before register allocation (prepass scheduling). However, neither
ordering is optimal as the two optimizations influence each other and this can lead to
various problems. For instance, when instruction scheduling is done before register
allocation, the full parallelism of the program can be exploited but the drawback is
that the registers get overused and this may degrade the outcome of the subsequent
register allocation phase. In the other case, of postpass scheduling, priority is given
to register allocation and therefore the number of memory accesses can be minimized,
but the drawback is that the allocator introduces new dependences, thus restricting the
following scheduling phase. It is now generally recognized that the separation between
the register allocation and instruction scheduling phases leads to significant problems,
such as poor optimization for cases that are ill-suited to the specific phase-ordering
selected by the compiler.
This phase-ordering problem is important because new generations of microproces-
sors contain more parallel functional units and more aggressive compiler techniques are
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used to exploit instruction-level parallelism, and this drives the needs for more regis-
ters. Most compilers need to perform both prepass and postpass scheduling, thereby
significantly increasing the compilation time.
The interaction between instruction scheduling and register allocation has been
studied extensively. Two general solutions have been suggested in order to achieve
a higher level of performance: either instruction scheduling and register allocation
should be performed simultaneously (integrated approach) or performed separately but
taking into consideration each other’s needs (cooperative approach). Most previous
works [23, 8, 40, 41, 44, 5, 13] focused on the latter approach and employed graph-
coloring based register allocators, which are computationally expensive.
Besides improving the runtime performance, reducing the compilation time is an-
other important issue, and we also consider this objective in our algorithm. For instance,
during the development of large projects there is the need to recompile often and, even
if incremental compilation is used, this still may take a significant amount of time. Re-
ductions in optimization time are also very important in the case of dynamic compilers
and optimizers, which are widely used in heterogeneous computing environments. In
such frameworks, there is an important tradeoff between the amount of time spent dy-
namically optimizing a program and the runtime of that program, as the time to perform
the optimization can cause significant delays during execution and prohibit any perfor-
mance gains. Therefore, the time spent for code optimization must be minimized.
The goal of the algorithm proposed in this thesis is to address these problems by us-
ing an integrated approach which combines register allocation and instruction schedul-
ing into a single phase. We focused on using the linear scan register allocator, which,
in comparison to the graph-coloring alternative, is simpler, faster, but still efficient and
able to produce relatively good code. The main objective was to do this integration
in order to achieve better code quality and also to reduce the compilation time. As it
will be shown, by incorporating execution frequency information obtained from profil-
ing, our integrated register allocator and instruction scheduler produces code that is of
equivalent quality but in half the time.
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1.3 Contributions of the Thesis
The main contributions of this thesis are the following:
• We designed and implemented a new algorithm that integrates into a single phase
two very significant optimizations in a compiler’s backend, the register allocation
and the instruction scheduling.
• This is, to the best of our knowledge, the first attempt to integrate instruction
scheduling with the linear scan register allocator, which is simpler and faster than
the more popular graph-coloring allocation algorithm.
• Our algorithm makes use of the execution frequency information obtained via
profiling in order to optimize and reduce both the spill code and the reconciliation
code needed between different allocation regions. We carefully studied the impact
of our heuristics on the amount of such code and we showed how they can be
tuned to minimize it.
• Our experiments on the IA64 processor using the SPEC2000 suite of benchmarks
showed that our integrated approach schedules and register allocates twice faster
than a regular three-phase approach that performs the two optimizations sepa-
rately. Nevertheless, the quality of the generated code was not affected, as the
execution time of the compiled programs was very close to the result of using the
traditional approach.
• A journal paper describing our new algorithm was published in ”Software, Prac-
tice and Experience” in September 2008.
1.4 Thesis Outline
The rest of the thesis is organized as follows.
The first part, consisting of Chapters 2-4 presents some background information
about the two optimizations and their interaction. Chapter 2 shows an overview of the
instruction scheduling problem and describes some common algorithms for performing
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this optimization. In Chapter 3 we study several register allocator algorithms that are
commonly used, emphasizing their advantages and disadvantages. Chapter 4 discusses
the phase-ordering problem between instruction scheduling and register allocation and
summarizes the related work that studied this problem.
The second part of the thesis explains the new algorithm for integrating the two op-
timizations in Chapter 5 and evaluates its performance in Chapter 6. Finally, Chapter 7





Instruction scheduling is a code reordering transformation that attempts to hide la-
tencies present in modern day microprocessors, with the ultimate goal of increasing the
amount of parallelism that a program can exploit, thus reducing possible run-time de-
lays. Since the introduction of pipelined architectures, this optimization has gained
much importance as, without this reordering, the pipelines would stall resulting in
wasted processor cycles. This optimization is also a major focus for architectures that
can issue multiple instructions per cycle and hence exploit instruction level parallelism.
Given a source program, the main optimization goal of instruction scheduling is to
schedule the instructions so as to minimize the overall execution time on the functional
units in the target machine. At the uniprocessor level, instruction scheduling requires
a careful balance of the resources required by various instructions with the resources
available within the architecture. The schedule with the shortest execution time (sched-
ule length) is called an optimal schedule. However, generating such an optimal schedule
is a NP-complete problem [15], and this is why it is also important to find good heuris-
tics and reduce the time needed to construct the schedule. Other factors that may affect
the quality of a schedule are the register pressure and the generated code size. A high
register pressure may affect the register allocation which would generate more spill
code and this might increase the schedule length, as it will be explained in Chapter 4.
Thus, schedules with lower register pressure should be preferred. The code size is very
important for embedded systems applications as these systems have small on-chip pro-
gram memories. Also, in some embedded systems the energy consumed by a schedule
may be more important than the execution time. Therefore, there are multiple goals that
should be taken into consideration by an instruction scheduling algorithm.
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Instruction scheduling is typically done on a single basic block (a region of straight
line code with a single point of entry and a single point of exit), but can be also done on
multiple basic blocks [2, 39, 53, 48]. The former is referred as basic block scheduling,
and the latter as global scheduling.
Instruction scheduling is usually performed after machine-independent optimiza-
tions, such as copy propagation, common subexpression elimination, loop-invariant
code motion, constant folding, dead-code elimination, strength reduction, and control
flow optimizations. The scheduling is done either on the target machine’s assembly
code or on a low-level code that is very close to the machine’s assembly code.
2.1.1 ILP Architectures
Instruction-level parallelism (ILP) is a measure of how many of the operations in
a computer program can be executed simultaneously. A goal of compiler and proces-
sor designers is to identify and take advantage of as much ILP as possible so that the
execution is speeded up.
Parallelism began to appear in hardware when the pipeline was introduced. The
execution of an instruction was decomposed in a number of distinct stages which were
sequentially executed by specialized units. This means that the execution of the next
instruction could begin before the current instruction was completely executed, thus
parallelizing the execution of successive instructions. ILP architectures [48] have a
different approach for increasing the parallelism: they permit the concurrent execution
of instructions which do not depend on each other by using a number of functional units
which can execute the same operation. Multiple instruction issue per cycle has become
a common feature in modern processors and the success of ILP processors has placed
even more pressure on instruction scheduling methods, as exposing instruction-level
parallelism is the key to the performance of ILP processors.
There are three types of ILP architectures:
• Sequential Architectures - the program is not expected to convey any explicit
information regarding parallelism (superscalar processors).
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• Dependence Architectures - the program explicitly indicates the dependences that
exist between operations (dataflow processors).
• Independence Architectures - the program provides information as to which op-
erations are independent of one another (VLIW processors).
2.1.1.1 Sequential Architectures
In sequential architectures the program contains no explicit information regarding
dependences that exist between instructions and, they must be determined by the hard-
ware. Superscalar processors [31, 51] attempt to issue multiple instructions per cycle
by detecting at run-time which instructions are independent. However, essential depen-
dences are specified by sequential ordering, therefore the operations must be processed
in sequential order and this proves to be a performance bottleneck. The advantage is that
the performance can be increased without code recompilation, thus even for existing ap-
plications. The disadvantages are that supplementary hardware support is necessary, so
the costs are higher, and also because the scheduling is done at run-time it cannot spend
too much time and thus the algorithm is limited.
Even superscalar processors can benefit from the parallelism exposed by a compile-
time scheduler as the scope of the hardware scheduler is limited to a narrow window
(16-32 instructions), and the compiler may be able to expose parallelism beyond this
window. Also, in the case of in-order issue architectures (instructions are issued in
program order), instruction scheduling can be beneficially applied to rearrange the in-
structions before running the hardware scheduler, and hence exploit higher ILP.
2.1.1.2 Dependence Architectures
In this case, the compiler identifies the parallelism in the program and communicates
it to the hardware (by specifying the dependences between operations). The hardware
determines at run-time if an operation is independent from others and performs the
scheduling. Thus, here no scanning of the sequential program is necessary in order
to determine dependences. For dependence architectures representative are dataflow
processors [25]. These processors execute each instruction at earliest possible time
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subject to availability of input operands and functional units. Today only few dataflow
processors exist.
2.1.1.3 Independence Architectures
In this case, the compiler determines the complete plan of execution: it detects the
dependences between instructions, it performs the independence analysis and it does
the scheduling by specifying on which functional unit and in which cycle an opera-
tion should be executed. Representative for this type of architecture are VLIW (Very
Long Instruction Word) processors and EPIC (Explicitly Parallel Instruction Comput-
ing) processors [20]. A VLIW architecture uses a long instruction word that contains
a field controlling each available functional unit. As a result, one instruction can cause
all functional units to execute. The compiler does the scheduling by deciding which
operation goes to each VLIW instruction. The advantage of these processors is that the
hardware is very simple and it should run fast, as the only limit is the latency of the
functional units themselves. The disadvantage is that they need powerful compilers.
2.1.2 The Program Dependence Graph
In order to determine whether rearranging the block’s instructions in a certain way
preserves the behavior of that block, the concept of dependence graph is used. The pro-
gram dependence graph (PDG) is a directed graph that represents the relevant depen-
dences between statements in the program. The nodes of the graph are the instructions
that occur in the program, and the edges represent either control dependences or data
dependences. Together, these dependence edges dictate whether or not a proposed code
transformation is legal.
A basic block is a region of straight line code. The execution control, also referred
to as control flow, enters a basic block at the beginning (the first instruction in the basic
block), and exits at the end (the last instruction). There is no control flow transfer inside
the basic block, except at its last instruction. For this reason, the dependence graph for
the instructions in a basic block is acyclic. Such a dependence graph is called a directed
acyclic graph (DAG).
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Each arc (I1, I2) in the dependence graph is associated with a weight that is the
execution latency of I1. A path in a DAG is said to be a critical path if the sum of the
weights associated with the arcs in this path is (one of) the maximum among all paths.
A control dependence is a constraint in the control flow of the program. A node I2
should be control dependent on a node I1 if node I1 evaluates a predicate (conditional
branch) which can control whether node I2 will subsequently be executed or not.
A data dependence is a constraint in the data flow of a program. If two operations
have potentially interfering data accesses (they share common operands), data depen-
dence analysis is necessary for determining whether or not interference actually exists.
If there is no interference, it may be possible to reorder the operations or execute them
concurrently. A data dependence, I1 → I2, exists between CFG nodes I1 and I2 with
respect to a variable X if and only if:
1. there exists a path P from I1 to I2 in CFG, with no intervening write to X , and
2. at least one of the following is true:
• (flow dependence) X is written by I1 and later read by I2, or
• (anti dependence) X is read by I1 and later is written by I2 or
• (output dependence) X is written by I1 and later written by I2.
The anti and output dependences are considered false dependences, while the flow
dependence is a true dependence. The former ones are due to reusing the same variable
and they can be easily eliminated by appropriately renaming the variables.
A data dependence can arise through a register or a memory operand. The depen-
dences due to memory operands are difficult to determine as indirect addressing modes
may be used. This is why a conservative analysis is usually done, assuming depen-
dences between all stores and all loads in the basic block.
Following is a simple example of data dependences:
I1 : R1 ← load(R2)
I2 : R3 ← R1 − 10
I3 : R1 ← R4 +R6
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Instruction I2 uses as a source operand register R1 which is written by I1, therefore
there is a true dependence between these two instructions. I3 also writes R1 and this
generates an output dependence between I1 and I3. There is also an anti dependence
between I2 and I3 due to register R1 which is read by I2 and later written by I3. For
a correct program behavior all these dependences must be met and the order of the
instructions must be preserved.
2.2 Basic Block Scheduling
The algorithms used to schedule single basic blocks are called local scheduling al-
gorithms. As mentioned before, in the case of VLIW and superscalar architectures it
is important to expose the ILP at compile time and identify the instructions that may
be executed in parallel. The schedule for these architectures must satisfy both depen-
dence and resource constraints. Dependence constraints ensure that an instruction is not
executed until all the instructions on which it is dependent are scheduled and their ex-
ecutions are complete. Since local instruction scheduling deals only with basic blocks,
the dependence graph will be acyclic. Resource constraints ensure that the constructed
schedule does not require more resources (functional units) than available in the archi-
tecture.
2.2.1 Algorithm
The simplest way to schedule a straight-line graph is to use a variant of topologi-
cal sort that builds and maintains a list of instructions that have no predecessors in the
graph. This list is called the ready list, as for any instruction in this list all its pre-
decessors have already been scheduled and it can be scheduled without violating any
dependences. Scheduling a ready instruction will allow new instructions (successors
of the scheduled instruction) to be entered into the list. This algorithm, known as list
scheduling, is a greedy heuristic method that always attempts to schedule the instruc-
tions as soon as possible (provided there is no resource conflict).
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The main steps of this algorithm are:
1. Assign a rank (priority) to each instruction (or node).
2. Sort and build a priority list L of the instructions in non-decreasing order of the
rank.
3. Greedily list-schedule L:
• Scan L iteratively and on each scan, choose the largest number of ready
instructions subject to resource (functional units) constraints in list-order.
An instruction is ready provided it has not been chosen earlier and all of its
predecessors have been chosen and the appropriate latencies have elapsed.
• Choose from the ready set the instruction with highest priority.
It has been shown that the worst-case performance of a list scheduling method is
within twice the optimal schedule [43]. That is, if Tlist is the execution time of a sched-
ule constructed by a list scheduler, and Topt is the minimal execution time that would be
required by any schedule for the given resource constraint, then Tlist/Topt is less than 2.
2.2.2 Heuristics
The instruction to be scheduled can be chosen randomly or using some heuristic.
Random selection does not matter when all the instructions on the worklist for a cycle
can be scheduled in that cycle, but it can matter when there are not enough resources to
schedule all possible instructions. In this case, all unscheduled instructions are placed
on the worklist for the next cycle; if one of the delayed instructions is on the critical
path, the schedule length is increased. Usually, critical path information is incorporated
into list scheduling by selecting the instruction with the greatest height over the exit of
the region.
It should be noted that the priorities assigned to instructions can be either static,
that is, assigned once and remain constant throughout the instruction scheduling, or
dynamic, that is, change during the instruction scheduling and hence require that the
priorities of unscheduled instructions be recomputed after scheduling each instruction.
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A commonly used heuristic is based on the maximum distance of a node to the exit
or sink node (a node without any successor).




0, u is a sink node
max
i=1..k
(MaxDistance(vi) + weight(u, vi)), otherwise
where v1..vk are node u’s successors in the DAG. This heuristic uses a static priority
and preference is given to the nodes with a larger MaxDistance.
Some list scheduling algorithms give priority to instructions that have the smallest
Estart (earliest start time). Estart is defined by the formula:
Estart(v) = max
i=1..k
(Estart(ui) + weight(ui, v))
where u1..uk are the predecessors of node v in the DAG.
Similarly, some algorithms give priority to the instructions with the smallest L start




where v1..vk are the successors of node u in the DAG.
The difference between Lstart and Estart, referred to as slack or mobility, can also
be used to assign priorities to the nodes. Instructions with lower slack are given higher
priority. Many list scheduling algorithms treat Estart, Lstart and the slack as static
priorities, but they can also be recomputed dynamically at each step as the instruc-
tions scheduled at the current step may affect the Estart/Lstart values of the succes-
sors/predecessors.
Other heuristics may give preference to instructions with larger execution latency,
instructions with more successors, or instructions that do not increase the register pres-
sure (define fewer registers).
2.2.3 Example
This section illustrates the list scheduling algorithm with a simple example. For
these purposes we consider the following high-level code:
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c = (a-6)+(a+3)*b;
b = b+7;
Figure 2.1a shows the intermediate language code representation.
For this example we assume a fully-pipelined target architecture that has two integer
functional units and one multiply/divide unit. The load and store instructions can be
executed by the integer units. The execution latencies of add, mult, load, store
are 1, 3, 2 and 1 cycles respectively. Figure 2.1b shows the program dependence graph.
Each node of the graph has two additional labels which indicate the Estart and Lstart
times of that particular operation. It can be easily noticed that the path I1 → I4 →
I6 → I7 → I8 is the critical path in this DAG.
If we use an efficient heuristic that gives priority to the instructions on the critical
path, we can obtain the 8-cycle schedule shown in Figure 2.1c. It can be seen that all
the instructions on the critical path are scheduled at their earliest possible start time in
order to achieve this schedule.
I1 : r1 ← load a
I2 : r2 ← load b
I3 : r3 ← r1 − 6
I4 : r4 ← r1 + 3
I5 : r5 ← r2 + 7
I6 : r6 ← r4 ∗ r2
I7 : r7 ← r3 + r6
I8 : c ← store r7



























Time Integer Unit 1 Integer Unit 2 Multiply Unit
0 I1 : r1 ← load a I2 : r2 ← load b
1
2 I4 : r4 ← r1 + 3 I5 : r5 ← r2 + 7
3 I3 : r3 ← r1 − 6 I9 : b ← store r5 I6 : r6 ← r4 ∗ r2
4
5
6 I7 : r7 ← r3 + r6
7 I8 : c ← store r7
(c) The schedule
Figure 2.1: List scheduling example
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2.3 Global Scheduling
List scheduling produces an excellent schedule within a basic block, but does not
do so well at transition points between basic blocks. Because it does not look across
block boundaries, a list scheduler must insert enough instructions at the end of a basic
block to ensure that all results are available before scheduling the next block. Given the
number of basic blocks within a typical program, these shutdown instructions can create
a significant amount of overhead. Moreover, as basic blocks are quite small in size (on
average 5-10 instructions) the scope of the scheduler is limited and the performance in
terms of exploited ILP is low.
Global instruction scheduling techniques [20, 29, 36, 26], in contrast to local schedul-
ing, schedule instructions beyond basic blocks, overlapping the execution of instruc-
tions from successive basic blocks. One way to do this is to create a very long basic
block, called a trace, to which list scheduling is applied. Simply stated, a trace is a col-
lection of basic blocks that form a single acyclic path through all or part of a program.
2.3.1 Trace Scheduling
Trace scheduling [20] attempts to minimize the overall execution time of a program
by identifying frequently executed traces and scheduling the instructions in each trace.
This scheduling method determines the most frequently executed trace by detecting
the unscheduled basic block that has the highest execution frequency; the trace is then
extended forward and backward along the most frequent edges. The frequency of the
edges and of the basic blocks are obtained through profiling. After scheduling the
most frequent trace, the next frequent trace that contains unscheduled basic blocks is
selected and scheduled. This process continues until all basic blocks in the program are
considered.
Trace scheduling schedules instructions for an entire trace at a time, assuming that
control flow follows the basic blocks in the trace. During this scheduling, instructions
may move above or below branch instructions and this means that some fixup code must
be inserted at points where control flow can enter or exit the trace.
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Trace scheduling can be described as the repeated application of three distinct steps:
1. Select a trace through the program.
2. Schedule the trace using list scheduling.
3. Insert fixup code. Since this fixup code is new code outside of the scheduled
trace, it creates new blocks that must be fed back into the trace schedule.
Insertion of fixup code is necessary because moving code past conditional branches
can lead to side-effects. These side effects are not a problem in the case of basic-blocks
since there every instruction is executed all the time.
Due to code motion two situations are possible:
• Speculation: code that is executed sometimes when a branch is executed, is
moved above the branch and is now executed always. To perform such specu-
lative code motion, the original program semantics must be maintained. In the
case that an instruction has a destination register that is live-in on an alternative
path, the destination register must be renamed appropriately at compile time so
that it is not modified wrongly by the speculated instruction. Also, moving an
instruction that could raise an exception (e.g. a memory load or a divide) specu-
latively above a control split point is typically not allowed, unless the architecture
has additional hardware support to avoid raising unwanted exceptions.
• Replication: code that is always executed is duplicated because it is moved below
a conditional branch. The code inserted to ensure correct program behavior and
thus compensate for the code movement is known as compensation code.
Therefore, the framework and strategy for trace scheduling is identical to basic block
scheduling except that the instruction scheduler needs to handle speculation and repli-
cation.
Two types of traces are most often used: superblocks and hyperblocks.
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2.3.2 Superblock Scheduling
Superblock scheduling [29, 12] is a variant of trace scheduling proposed by Hwu et
al., which attempts to remove some of the complexities involved by the latter. Trace
scheduling needs to maintain some bookkeeping information at the various program
points where compensation code is inserted. Superblocks avoid the complexity of this
information at trace points with multiple incoming flow edges (side entrances). This can
be done by removing completely the side entrances. Therefore, a superblock is a trace
with a single entry (at the beginning), but potentially many exits. The use of superblocks
simplifies code motion during scheduling because only upward code motion is possible.
Superblocks are created from traditional traces by a process known as tail dupli-
cation. This process eliminates the side entrances by creating an extra copy for every
block in the program that can be reached by a side entrance and reconnecting each side
entrance edge to point at the extra copy.
2.3.3 Hyperblock Scheduling
Both trace and superblock scheduling consider a sequence of basic blocks from a
single control flow path, and they rely on the existence of a most frequently executed
trace in the control flow graph. Hyperblock scheduling [36] was designed to handle
multiple control flow paths simultaneously. A hyperblock is a single entry/ multiple exit
set of predicated basic blocks obtained using if-conversion [3]. If-conversion replaces
conditional branches with corresponding comparison instructions, each of which sets
a predicate. Instructions that are control dependent on a branch are replaced by pred-
icated instructions that are dependent on the corresponding predicate. Thus, by using
if-conversion, a control dependence can be changed to a data dependence. In architec-
tures supporting predicated execution [12, 32], a predicated instruction is executed as a
normal instruction if the predicate is true and it is treated as a no-op otherwise.
A hyperblock may consist of instructions from multiple paths of control and this
enables better scheduling for programs with heavily biased branches. The region of
blocks chosen to form a hyperblock is typically from an innermost loop, although a
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hyperblock is not necessarily restricted only to loops. The selected set of basic blocks
should obey two conditions:
• Condition 1: there exist no incoming control flow arcs from outside basic blocks
to the selected blocks other than the entry block (no side entrances).
• Condition 2: there exist no nested inner loops inside the selected blocks.
A hyperblock is formed using three transformations: tail duplication which removes
side entries, loop peeling which creates bigger regions for nested loops, node splitting
which eliminates dependences created by control path merge. Node splitting is per-
formed on nodes subsequent to the merge point and it duplicates the merge and its
successor nodes. After these transformations if-conversion is performed. Finally, the
instructions in a hyperblock are scheduled using a list scheduling method. In hyper-
block scheduling, two instructions that are in mutually exclusive control flow paths
may be scheduled on the same resource. If the architecture does not support predicated





The main job of the register allocator is to assign values (variables, temporaries or
large constants) to a limited number of machine registers. During the different compila-
tion phases many new temporaries may be introduced - they may be due to the variables
used in the program, to the simplification of large expressions or due to different opti-
mizations that might need several additional registers. The total number of temporaries
may be unbounded, however the target architecture is constrained by limited resources.
The register allocator must handle several distinct jobs: the allocation of the regis-
ters, the assignment of the registers, and, in case that the number of available registers
is not enough to hold all the values (the typical case), it must also handle spilling. Reg-
ister allocation means identifying program values and program points at which values
should be stored in a physical register. Program values that are not allocated to registers
are said to be spilled. Register assignment means identifying which physical register
should hold an allocated value at each program point. Spilling refers to storing a value
into memory and bringing it back to a register before its next use.
This phase is very important both because registers are limited resources and be-
cause accessing variables from registers is much faster than accessing data from mem-
ory. The fundamental goal of this optimization is to optimally reuse the set of limited
registers and minimize the traffic to and from memory.
The register allocation problem has been studied in great detail [4, 11, 46, 9, 24, 19]
for a wide variety of architectures [11, 4, 33]. This problem has been shown to be NP-
complete [34, 50], and researchers have explored heuristic-based [11, 9, 46] as well as
practically optimal solutions (for example, solutions based on genetic algorithms [19]
and solutions based on integer linear programming [4, 24]).
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Based on the scope of the allocation, there are several types of register allocators:
• local register allocators which restrict their attention to the set of temporaries
within a single basic block,
• global register allocators which find allocations for temporaries whose lifetimes
span across basic block boundaries (usually within a procedure or function),
• instruction-level register allocators which are typically needed when the alloca-
tion is integrated with the instruction scheduling,
• interprocedural register allocators which work across procedures but are usually
too complex to be used, and
• region-based allocators which attempt to group together significant basic blocks,
even across procedure calls (usually the considered regions are traces or loops [16,
35, 47]).
The most widely used scopes for register allocation are the local and global allocations
and we will briefly describe these two types of allocators in the following sections.
3.2 Local Register Allocators
A local register allocator focuses only on single basic blocks and does not consider
the liveness of the variables across the block boundaries. Thus, all live variables that
reside in registers are stored to memory at the end of each block. Due to this, such a
register allocator can introduce considerable spill code at each block boundary.
The approach of these allocators is to represent the expressions in a basic block as
directed acyclic graphs (DAGs) where each leaf node is labeled by a unique variable
name or constant, and interior nodes are labeled by an operator symbol having one or
more nodes for the operation as children.
The most known algorithm was proposed by Sethi and Ullman [1], and it generates
an optimal solution to the register allocation problem in the case when the expression
DAG for a basic block is a tree. The SU algorithm works in two phases: the first phase
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labels each node of the tree with an integer that indicates the fewest number of registers
required to evaluate the tree without spilling, and the second phase traverses the tree
and generates the code. The order of tree traversal is decided by the label of each node
and the nodes that need more registers are evaluated first. When the label of a node
is bigger than the number of physical registers, spilling is performed. Hsu et al. [28]
proposed an optimization to this algorithm which can minimize the number of memory
accesses in the case of long basic blocks.
3.3 Global Register Allocators
3.3.1 Graph Coloring Register Allocators
Global register allocation has been studied extensively in the literature. The pre-
dominant approach used in nearly all modern compilers is the graph-coloring based
register allocator.
First proposed by Chaitin et al. [11], it abstracts the register allocation problem to a
graph coloring problem. A graph-coloring register allocator iteratively builds a register
interference graph, which is an undirected graph that summarizes live analysis relevant
to the register allocation problem. A node in an interference graph is a live range (a
variable or temporary that is a candidate for register allocation) and an edge connects
two nodes whose corresponding live ranges are said to interfere (live ranges that are
simultaneously live at, at least one program point, and thus cannot reside in the same
register).
In coloring the interference graph, the number of colors used corresponds to the
number of registers available for use. The standard graph coloring method heuristically
attempts to find a k-coloring for the interference graph, where a graph is k-colorable
if each node can be assigned to one of k-colors and no two adjacent nodes have the
same color as well. If the heuristic can find a k-coloring, then a register assignment is
completed. Otherwise, some register candidates are chosen to spill (all the references
are done through load/store instructions), the interference graph must be rebuilt after
spill code is inserted (the nodes which were spilled are deleted from the graph), and
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then a reattempt to obtain a k-coloring is made. This whole process should repeat until
a k-coloring is finally obtained. The goal is to find a legal coloring after deleting a set
of nodes with minimum total spill cost.
An important improvement to the basic algorithm is the idea that the live range of a
temporary can be split into smaller pieces, with move/store/load instructions connecting
the pieces. In this way a variable may be in registers in some parts of the program and
in memory in others. This also relaxes the interference constraints, making the graph
more likely to be k-colorable and allowing to spill only those live range segments that
span program regions of high register pressure. However, splitting must be done with
care, taking into account the execution frequency, as it involves the insertion of some
compensation code that may be costly.
Chaitin’s algorithm also features coalescing, a technique that can be used to elim-
inate redundant moves. When the source and the destination of a move instruction do
not share an edge in the interference graph, the corresponding nodes can be coalesced
into one, and the move eliminated. Unfortunately, aggressive coalescing can lead to
uncolorable graphs in which additional live ranges need to be spilled.
The main steps of Chaitin’s algorithm are the following:
1. Renumber the variables. This step is useful to separate unrelated variables that
happen to share the same storage location (for example different loop counters
with the same name i). In this step, a new live range is created for each definition
point of a variable and at each use point all the live ranges that reach that point
are unioned together.
2. Build the interference graph. This is the most expensive step of the algorithm
and consists of determining the interferences between the distinct live ranges.
Two live ranges interfere if they are live at the same time and cannot be allocated
to the same register.
3. Coalesce. This step attempts to combine two live ranges if the initial definition
of one is a copy from the other and they do not otherwise interfere. The copy
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instruction can be eliminated after this combination. However, due to changes in
the interference graph, the previous step must be repeated each time the coalesce
step makes any modification.
4. Estimate the spill costs. This step estimates for each live range the total runtime
cost of the instructions that need to be added if the variable were spilled. The
spill cost is estimated by computing the number of loads and stores that would
be required to be inserted, with each operation weighted by c × 10d, where c is
the operation cost on the target architecture and d is the instruction loop-nesting
depth.
5. Simplification. This step creates an empty stack and then determines all the nodes
with a degree less than k, removes them from the interference graph and pushes
them on this stack for coloring (these nodes are trivially colorable). If at some
point no other node can be eliminated in this manner, a spill decision must be done
using some heuristic. Chaitin’s algorithm chooses the node with the smallest ratio
of spill cost divided by current degree. The chosen node is removed completely
from the graph.
6. Coloring. The coloring step removes the nodes from the stack in LIFO order and
assigns colors to them. Two simple strategies are possible for choosing the colors:
always pick the next available register in some fixed ordering of all registers or
pick an available register from the forbidden set of unassigned neighbors.
7. Insert spill code. The spilling of a variable can be done by inserting a store
instruction after every definition and a load before every use. This can be made
more efficient by skipping the first instruction in a sequence of definitions and
skipping the second load instruction in a sequence of uses.
We use a brief example in order to illustrate Chaitin’s algorithm. Figure 3.1a shows
the control flow graph of a small piece of code that needs to be register allocated for. The
initial code uses six distinct variables and if we take into consideration the interferences
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a = b + c
d = a
e = d + f
f= 2 * e b = d + e
e = e - 1
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Figure 3.1: Graph coloring example
between their live ranges we can build the interference graph presented in Figure 3.1b.
However, it can be observed that d is a copy of variable a and they do not interfere
in any other way, thus we can apply step 3 of the algorithm and coalesce the two live
ranges. The resulting control flow graph and its associated interference graph can be
seen in Figures 3.1c and d, respectively. Step 4 of the algorithm estimates the spill
costs of the remaining live ranges by considering the number of spill operations to be
inserted. In our case, variable c would need the least amount of spill code as it is used
in only two places, therefore this variable is a good candidate for spilling. We assume
that we have only three available registers, therefore we need to do the coloring using
just three colors. At the beginning of the simplification step we observe that none of the
nodes in the interference graph has the degree less than three, thus we need to spill one
of the live-ranges. Using Chaitin’s heuristic for spilling, we choose node c. Afterwards,
the simplification can be performed easily resulting in the stack |a|b|e|f . In step 6, we
pop the variables from the stack and assign them the following colors f − R1, e− R2,
b−R3, a−R3. The last step of the algorithm consists of inserting two load operations
before the two instructions that use variable c.
There have been proposals to improve the basic Chaitin algorithm [9, 21, 10]. Briggs
et al. made an improvement by being lazy in terms of spilling decisions [9]. They pro-
pose an optimistic coloring that improves simplification by attempting to assign colors
to live ranges that would have been spilled by Chaitin’s algorithm. If coloring is not
possible in the current state of allocation, instead of spilling the value, the allocator
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pushes it on the coloring stack, postponing the decision. At the end of the simplifica-
tion pass, values from the stack are popped and their coloring is attempted in the current
state of allocation. Only if no color is available at this point, the live range is spilled.
Briggs’ method is able to catch more cases of coloring than Chaitin’s, reducing spill
code by a large degree.
George and Appel [21] proposed the iterated register coalescing which focuses on
removing unnecessary moves in a conservative manner so as to avoid introducing spills.
The coalescing of two nodes a and b is iteratively performed if, for every neighbor t of a,
either t already interferes with b or t is of insignificant degree. This coalescing criterion
doesn’t affect the colorability of the graph.
Another improvement to the original algorithm makes use of rematerialization. Re-
materialization consists of recomputing a value (typically a constant) instead of keeping
it in a register. Sometimes this may be cheaper especially when the register pressure is
high, because the registers can be freed earlier and thus the pressure is lowered. Briggs
implemented this and used SSA in his implementation [10].
Chow and Hennesy designed an alternative of the graph-coloring algorithm - the
priority-based coloring - [14] which works at the procedure level and which takes into
account the savings obtained if a variable resides in a register instead of keeping it in
memory. The variables are ordered by priority based on the computed savings, and the
coloring is done greedily in this order. A difference between Chaitin’s version and this
one is the fact that this approach uses the basic block as a unit of liveness instead of the
instruction. Due to this, the interference graph is smaller and the allocation can be done
faster, however the results may be less efficient because a register cannot hold different
values in different parts of a basic block.
In practice coloring-based allocation schemes usually produce good code. How-
ever, the cost of register allocation is often heavily dominated by the construction of the
interference graph which can take time (and space) quadratic in the number of nodes.
On a test suite of relatively small programs [17], the cost is as much as 65% with the
graphs having vertices (N) from 2 to 5,936 and edges (E) from 1 to 723,605. N and
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E are sometimes an order of magnitude larger on some graphs (especially, computer-
generated procedures). Moreover, since the coloring process is heuristic-based, the
number of iterations may be significant. Although the cost of the graph-coloring ap-
proach can be expensive, the graph coloring based register allocators have been used in
many commercial compilers to obtain significant improvements over simpler register
allocation heuristics.
3.3.2 Linear Scan Register Allocators
Poletto et al. proposed a new algorithm for global register allocation - the linear
scan register allocator [45, 46] which is very useful when both the compile time and
the run time performance of the generated code are important. As its name implies, its
execution time is linear in the number of instructions and temporaries.
The linear scan algorithm assumes that the intermediate representation pseudo-
instructions are numbered according to some order. One possible ordering is that in
which the pseudo-instructions appear in this representation. Another is depth-first or-
dering. Different orderings result in different approximations of live intervals, and the
choice of ordering has impact on the allocation and the number of spilled temporaries.
Poletto and Sarkar suggested the use of a depth-first ordering of instructions as the most
natural ordering [46]. Sagonas and Stenman evaluated a number of possible orderings
and their conclusion was also that, in general, the depth-first ordering gives the best
results [49].
The linear scan algorithm, as does the graph-coloring algorithm, requires liveness
information. Based on this information obtained via traditional data-flow analysis, it
computes the live intervals of each candidate variable. The live interval of a variable
is an approximation of its liveness region. Given some numbering of the intermediate
representation, [i, j] is said to be a live interval for variable v if there is no instruction
with number j ′ >j such that v is live at j ′, and there is no instruction with number i′
<i such that v is live at i′. This information is a conservative approximation of live
ranges: there may be subranges of [i, j] in which v is not live, but they are ignored.
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The trivial live interval for any variable v is [1, N], where N is the number of pseudo-
instructions in the intermediate representation: this live interval is correct and takes
no time to compute, but it also yields no information. All other live intervals lie on
the spectrum between the trivial live interval and accurate live interval information.
Given live variable information, the live intervals can be computed easily with one pass
through the intermediate representation.
Interference among live intervals is captured by whether or not they overlap. Given
R available registers and a list of live intervals, the linear scan algorithm must allocate
registers to as many intervals as possible with the constraint that no two overlapping
live intervals are allocated to the same register. If n > R live intervals overlap at any
point, then at least n−R of them must reside in memory.
The number of overlapping intervals changes only at the start and end points of an
interval. Live intervals are stored in a list that is sorted in order of increasing start point.
Hence, the algorithm can quickly scan forward through the live intervals by skipping
from one start point to the next. At each step, the algorithm maintains a list, active, of
live intervals that overlap the current point and have been placed in registers. The active
list is kept sorted in order of increasing end point. For each new interval, the algorithm
scans active from beginning to end. It removes any ”expired” intervals (those intervals
that no longer overlap the new interval) and makes the corresponding registers available
for allocation. Since active is sorted by increasing end point, the scan needs to touch
exactly those elements that need to be removed, plus at most one: it can halt as soon
as it reaches the end of active (in which case active remains empty) or encounters an
interval whose end point follows the new interval’s start point.
The length of the active list is at most R. The worst case scenario is that active has
length R at the start of a new interval and no intervals are expired. In this situation, one
of the current live intervals (from active or the new interval) must be spilled. There are
several possible heuristics for selecting a live interval to spill. One of the heuristics used
is based on the remaining length of live intervals. The algorithm spills the interval that






Figure 3.2: Linear-scan algorithm example
ends last, furthest away from the current point. This interval can be quickly found be-
cause active is sorted by increasing end point: the interval to be spilled is either the new
interval or the last interval in active, whichever ends later. Another possible heuristic
is based on interval weight, or estimated usage count. In this case, the algorithm spills
the interval with the least estimated usage count among the new interval and the ones
in active.
Following is a simple example of how this algorithm works, adapted from [46]. Fig-
ure 3.2 shows the five live intervals that need to be allocated and how they overlap. We
consider there are only R = 2 physical registers available. The linear scan algorithm
will first allocate the variables A and B to the two available registers. When the scan en-
counters the live interval for C it will need to do a spilling decision as no more registers
are free. The variable spilled is C because its live interval ends furthest away from the
current point. At the next step, D’s live interval must be allocated, but now A is expired
so its register can be freed and reused for D, therefore no more spilling is necessary.
Similarly, B dies before E’s live interval starts, therefore E can reside in the register
previously used by B. Therefore, C is the only variable that needs to be spilled. It can be
easily observed that the decision to spill the variable with the longest live range was very
profitable because otherwise it would have been necessary to spill at least two variables.
The original linear scan algorithm proved to be up to several times faster than even
a fast graph coloring register allocator that performs no coalescing, and the resulting
code was fairly efficient. It generally emits code that runs within approximately 10%
of the speed of that generated by an aggressive graph coloring algorithm. Sagonas et
al. investigated how various parameters of the basic linear scan algorithm affect the
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compilation time and the quality of the resulting code [30, 49]. There are also several
works [37, 57] that proposed extensions and improvements to the original algorithm.
A more complex linear scan algorithm – the second-chance binpacking – was pro-
posed by Traub et al. [54]. The binpacking algorithm is similar to the linear scan, but
it invests more time in compilation in an attempt to generate better code. Unlike linear
scan, it allows a variable’s lifetime to be split multiple times, so that the variable resides
in a register in some parts of the program and in memory in other parts. It takes a lazy
approach to spilling, and never emits a store if a variable is not live at that particular
point or if the register and memory values of the variable are consistent.
Binpacking keeps track of the lifetime holes of variables and registers. Holes are
intervals where a variable maintains no useful value, or when a register can be used to
store a value. Therefore, at every program point, if a register must be allocated for a
variable v1 and there are no available registers, the algorithm attempts to find a variable
v2 that is not currently live (to avoid a store of v2), and that will not be live before the end
of v1’s live range, and evicts it. This avoids the eviction of another variable when both
v1 and v2 become live. Possible differences in allocations for the same variable between
basic blocks necessitate the insertion of reconciliation code. The algorithm also needs
to maintain information about the consistency of the memory and register values of
a reloaded variable. It analyzes all this information whenever it makes allocation or
spilling decisions. Thus, binpacking can emit better code than linear scan, but it needs
to do more work at compile time.
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CHAPTER 4
INTEGRATION OF INSTRUCTION SCHEDULING
AND REGISTER ALLOCATION
4.1 The Phase-Ordering Problem
The previous two chapters have shown that both instruction scheduling and register
allocation are essential compiler optimizations needed for fully exploiting the capabil-
ities of modern high-performance microprocessors. Most compilers perform these two
optimizations separately. However, as instruction scheduling and register allocation
influence each other, performing them separately and independently leads to a phase-
ordering problem.
As we have presented, these two code optimizations are well known NP-complete
problems and, for purposes of achieving reasonable compile times, heuristics are used
for these tasks. Instruction scheduling exploits the ILP and tends to require a large
number of values to be live in registers to keep all of the functional units busy. On the
other hand, register allocation attempts to keep the register pressure low and tends to
keep fewer values live at a time in an effort to avoid the need for expensive memory
accesses through register spills. Thus, the goals of these two phases are conflicting.
Usually, instruction scheduling is performed either after register allocation (postpass
scheduling), or before register allocation (prepass scheduling):
• Instruction scheduling followed by register allocation (Prepass Scheduling)
A common phase ordering used in industry compilers is to perform instruction
scheduling before register allocation [23, 55]. This ordering gives priority to ex-
ploiting instruction-level parallelism over register utilization, so the advantage of
prepass scheduling is that the full parallelism of the program could be exploited.
The drawback is the possibility of overusing registers which causes excessive
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register spilling and degrades the performance. Furthermore, any spill code gen-
erated after the register allocation pass may go unscheduled, as scheduling was
done before register allocation. This is why, usually, prepass scheduling is fol-
lowed by register allocation and postpass scheduling.
Chang et al. studied the importance of prepass scheduling using the IMPACT
compiler [12]. Their method applied both prepass and postpass scheduling to
control-intensive nonscientific applications and they considered for this experi-
ments single-issue, superscalar, and superpipelined processors. Their study re-
vealed that when a more general code motion is allowed, scheduling before regis-
ter allocation is important to achieve good speedup, especially for machines with
48 or more registers.
• Register allocation followed by instruction scheduling (Postpass Scheduling)
The other approach is to perform register allocation before instruction schedul-
ing [22, 27]. This phase ordering gives priority to utilizing registers over ex-
ploiting instruction-level parallelism. This was a common approach used in early
compilers when the target machine had only a small number of available registers.
In postpass scheduling the advantage is that the spilled code is not increased,
since register allocation has already been done. However, the register allocator
is likely to assign the same register for unrelated instructions and the reuse of
registers introduces new dependency constraints (anti and output dependences),
making code scheduling more restricted. On aggressive multiple instruction issue
processors, especially those that are statically scheduled, the parallelism lost may
far outweigh any penalties incurred due to spill code.
This phase-ordering problem is becoming more important because each new gen-
eration of microprocessors contains more parallel functional units. Correspondingly
more aggressive compiler techniques are used to exploit instruction-level parallelism.
More parallel function units plus more aggressive compiler techniques drive the needs
for more registers. One way to avoid this phase-ordering problem is to provide plenty
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of registers. For example, in order to fully exploit instruction-level parallelism, Intel’s
IA64 provides 128 integer registers instead of commonly seen 32 registers in RISC
processors. However, a larger register file with more parallel access ports comes with
higher costs. First, it changes instruction set architecture, and backward compatibility
is very important. In order to maintain backward compatibility, Intel builds a special
engine in its first IA64 processor to translate x86 instructions to IA64 instructions. Also
longer instructions may increase code size because more bits are needed in each instruc-
tion to encode register names. A larger register file is also more difficult to implement:
it needs larger chip area, and larger chip area then leads to longer register access time.
Finally, it is not always feasible or cost efficient to have a large number of architectural
registers, for example, for embedded processors that are very sensitive to price, code
density, and power assumption.
In order to achieve an acceptable high level of optimization, it is necessary to com-
bine instruction scheduling and register allocation in one phase.
4.1.1 An Example
In this section we present a simple example in order to illustrate the phase-ordered
solutions and the problems that arise. The code for the example consists of a small
basic block (6 instructions) and it is shown in Figure 4.1. We consider the context of
a single two-stage pipeline and two available physical registers. Figure 4.2 shows the
dependence graph for this small code fragment.
We attempt to do both prepass and postpass scheduling on this code. The outcome
of prepass scheduling is given in Figure 4.3. The schedule in this case is an optimal
one with no idle slots and completion time equal to 6 cycles. The instruction scheduler
Source code: Intermediate code:
y = x(i) i1 : V R1 ← addr(x) + i
temp = x(i+ 1 +N) i2 : V R2 ← load @(V R1)
i3 : y ← store V R2
i4 : V R4 ← V R1 + 1
i5 : V R5 ← load N
i6 : V R6 ← load @(V R4 + V R5)
Figure 4.1: An example of phase-ordering problem: the source code











Figure 4.2: An example of phase-ordering problem: the dependence graph





Figure 4.3: An example of phase-ordering problem: prepass scheduling
cleverly hides the unit latency in each memory instruction by pushing i3 further away
from i2 and by pulling i5 further away from i6. However, the problem occurs later
during register allocation, when we see that the instruction schedule has stretched out
the value ranges for V R2 and V R5 thus increasing the register pressure. As a result,
there is a time when there are three variables live simultaneously and the allocator is
forced to spill one of them.
If we perform postpass scheduling we obtain the result presented in Figure 4.4. In
this case the register allocation requires no spills. The allocator cleverly avoids spilling
a value range by allocating virtual registers V R2, V R5 to one physical register and V R1,
V R4 to the second physical register. However, the problem occurs during instruction
scheduling when we see that an idle slot is created in the schedule between i2 and i3
and between i5 and i6 due to extra register dependences. As a result, the completion
time of the schedule is now 8 cycles, with no spills.
A schedule with the length of 7 cycles is possible and may be obtained when the
two phases are combined (Figure 4.5). The solution is to choose to move i5 closer to
i6, but not move i3 closer to i2. As a result, there is one idle slot in the schedule and no
value ranges need to be spilled.
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Figure 4.5: An example of phase-ordering problem: combined scheduling and register
allocation
4.2 Previous Approaches
The interaction between instruction scheduling and register allocation has been
studied extensively. Two general approaches to solving the phase ordering problem
have been proposed: integrated and cooperative.
An integrated approach attempts to solve the phase-ordering problem by perform-
ing instruction scheduling and register allocation simultaneously. In contrast to the
integrated approach, a cooperative approach still performs instruction scheduling and
register allocation separately. However, the instruction scheduler and the register allo-
cator exchange information about each other’s needs:
• register sensitive scheduler - the prepass scheduler throttles its register usage so
as to keep register pressure at a level that is favorable for good register allocation.
• scheduler sensitive register allocation - the register allocator attempts to avoid
introducing new register dependences that may restrict the postpass scheduler.
One well-known approach for a register sensitive scheduler is the integrated prepass
scheduling (IPS) proposed by Goodman and Hsu [23]. In this prepass scheduler, two
code transformation techniques are applied: code scheduling (which the authors called
‘CSP’ - Code Scheduling for Pipelined processors) which attempts to avoid delays in
pipelined machines, and code reorganization (‘CSR’ - Code Scheduling to minimize
Registers usage) which attempts to minimize the number of registers required. CSP
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and CSR conflict with each other, as CSP tends to increase the lifetime of each variable
while CSR wants to shorten it. The main idea of this integrated prepass scheduler is to
keep track of the number of available registers (AVLREG) during code scheduling and
use it in order to switch between CSP and CSR. CSP is responsible for code scheduling
most of the time. When the number of available registers drops below a threshold CSR
is invoked, which tries to find the next instruction which will not increase the num-
ber of live registers, or, if possible, decrease that number. After AVLREG is restored
to an acceptable value, CSP resumes scheduling. AVLREG is initially determined by
the total number of registers minus the number of registers live-on-entry, then it is in-
creased when registers are freed, and decreased when instructions create live registers.
Because the scheduler cannot always select instructions to keep register pressure below
the maximum allowed by the architecture, spilling may be necessary and a cleanup reg-
ister allocation phase must be run subsequent to the integrated scheduler. This cleanup
phase uses traditional coloring-based register allocation, resulting in the degradation of
instruction scheduling.
The schedule sensitive register allocator approach performs register allocation prior
to instruction scheduling. One such approach is proposed by Bradlee et al. [8]. A
prepass scheduling phase is performed to construct a cost function for each basic block.
This cost function estimates the minimum number of registers that can be allocated to
the block without significantly impacting its critical path length. Register allocation
is then performed using the register limits computed by the cost functions. A final
instruction scheduling phase is performed afterwards for scheduling the inserted spill
code. Bradlee et al. compared their own technique with two other code generation
strategies, namely, postpass and integrated prepass scheduling. Their study, conducted
for a statically scheduled in-order issue processor, demonstrated that while some level of
integration is useful to produce efficient schedules, the implementation and compilation
expense of integrated strategies is unnecessary.
Another schedule sensitive register allocation approach is described by Norris and
Pollock [40, 41]. In their approach, the graph-coloring register allocator considers the
CHAPTER 4. INTEGRATION OF SCHEDULING AND REGISTER ALLOCATION 38
impact of register allocations on the subsequent instruction scheduling phase. For ex-
ample, scheduling constraints and possibilities are taken into consideration when the
allocator cannot find a coloring and decides to spill. Since register allocation is per-
formed first, the instructions are not yet fully ordered. Thus, a parallel form of the
register interference graph must be used to represent live range interferences. The par-
allel interference graph was developed by Pinter [44] and it basically combines the
properties of the traditional interference graph and the scheduling graph in order to rep-
resent the additional interferences between live ranges that occur when instructions can
be reordered and issued in parallel. The advantage of using only a partial ordering of
the instructions is that register interferences can sometimes be removed by imposing
temporal dependences on the instructions so that live ranges do not overlap. The dis-
advantage of this approach was that the reduction in register demands was achieved
through live range spilling, that is, live range splitting was not performed. Norris and
Pollock experimentally compared their strategy with other cooperative and noncooper-
ative techniques [41]. Their results indicate that either a cooperative or noncooperative
global instruction scheduling phase, followed by register allocation that is sensitive to
the subsequent local instruction scheduling yields good performance over noncoopera-
tive methods.
Berson proposed a unified resource allocation approach (URSA) [5, 6, 7] which is
based on a three-phase measure-reduce-assign paradigm for both registers and func-
tional units. Using reuse DAGs, in the first phase this approach identifies excessive sets
that represent groups of instructions whose parallel scheduling requires more resources
than available. The excessive sets are then used to drive reductions of the excessive de-
mands for resources in the second phase. Live range splitting is used to reduce register
demands. The final phase carries out the resource assignment. Berson et al. com-
pared two previous integrated strategies [23, 40] with their strategy [6]. They evaluated
register spilling and register splitting methods for reducing register requirements and
they studied the performance of the above methods on a six-issue VLIW architecture.
Their results revealed that (a) the importance of integrated methods is more significant
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for programs with higher register pressure, (b) methods that use precomputed informa-
tion (prior to instruction scheduling) on register demands perform better than the ones
that compute register demands on-the-fly, for example, using register pressure as an in-
dex for register demands, and (c) live range splitting is more effective than live range
spilling. The URSA approach turned out to perform better than the algorithms based
upon IPS or interference graphs.
Gang Chen [13] also developed a cooperative approach for solving the phase-ordering
problem associated with instruction scheduling and register allocation. His solution
also relies on three passes instead of two: the first pass, instruction scheduling, works
only to maximize instruction level parallelism. The second pass, code reorganization,
works to reduce register pressure with as little reduction of instruction-level parallelism
as possible. The third pass, register allocation, tries to minimize the costs of moves
and spills. Code reorganization draws implementation techniques from instruction
scheduling, such as available instruction list, instruction motion, and resource-conflict
checking. However, unlike prepass scheduling that starts from the original instruc-
tion sequence, code reorganization starts from the prepass scheduling results, and uses
instruction-reordering techniques to reduce register pressure instead of to increase par-
allelism. For the same purpose, code reorganization also uses live-range splitting tech-
niques drawn from register allocation. This code reorganization produces better results
than IPS because it tends to use the pressure-reduction technique that causes the least
increase of schedule length.
A cooperative approach that employs the linear-scan register allocator was proposed
by Win and Wong [58]. Their solution modifies the prepass instruction scheduling
algorithm such that it reduces the number of active live ranges that the allocator has to
deal with. This improves on the quality of the produced code as less spill instructions
are inserted.
Motwani et al. [38] described an algorithm for combined register allocation and
instruction scheduling, called the (α-β)-combined algorithm. A distinctive feature of
this algorithm is that it may not need to use the graph coloring approach for register
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allocation. The algorithm provides a register rank to each of the operations based on
the benefit of scheduling that particular operation earlier. The register rank is then
combined with the scheduling rank given by a list scheduler and the combined rank
is then passed to the actual scheduler, which will order the instructions into a list in
increasing order of rank. The actual implementation still has three phases for register
allocation and scheduling.
Integration of scheduling with register allocation was also done in the Multiflow
compiler [35]. This compiler employs traces, each trace being considered as a large
block. The scheduler is cycle-driven and before scheduling an operation it checks
whether all resources are available and whether a register is free for the result. If there
are no free registers, it heuristically selects a victim that is occupying a register. The
victim selection strategy selects the least “urgent” operation that occupied a register of
the right type for unscheduling. This strategy also attempts to shorten the live range of
memory references in the presence of register pressure – the scheduler greedily fills un-
used memory bandwidth with loads, and the register allocator removes those that were
premature. A disadvantage of the Multiflow compiler is that it uses a simple algorithm
to insert register reconciliation code between traces.
Compared to the Multiflow approach, the algorithm that we propose in this thesis
does not assume trace formation and uses a different spilling strategy, one that is based
on the linear-scan algorithm. We will describe a careful study of the complexity and
tradeoff involved in reconciliation and spill code insertion between blocks. This con-
sideration is made right from the start of the algorithm and we will show how it can be





In this chapter, we describe an algorithm that integrates instruction scheduling and
register allocation into a single phase [18]. The major difference between this approach
and previous works is that it combines instruction scheduling with the linear scan reg-
ister allocator. This is, to the best of our knowledge, the first attempt to integrate linear
scan with the instruction scheduler. The main goal of this algorithm is to improve com-
pile time without sacrificing run-time performance. The reasons for choosing the linear
scan allocator are its simplicity, speed and the quality of the code produced.
The difference between our allocator and the standard linear scan allocator is that
in our algorithm live ranges are allocated as they are encountered during scheduling.
More precisely, our algorithm does not maintain a list of live ranges sorted by their
starting points. Like the second-chance binpacking linear scan allocator, our algorithm
allows a variable’s lifetime to be split multiple times. With splitting, a variable has one
live interval for each region of the flow graph throughout which it is uninterruptedly
live, rather than one interval for the entire flow graph. In this chapter, a region is either
a basic block, a superblock or a hyperblock. Therefore, a variable may reside in one
or more registers, in some parts of the program, and in memory in other parts. Our
experience shows that live interval splitting is very beneficial in terms of code quality
because it takes advantage of the holes in variables’ lifetimes.
The heuristic used for spilling is similar to the one used by the original linear scan
algorithm. In particular, the variable chosen for spilling at a program point is the one
whose earliest subsequent use is furthest away from that point. In this way the algo-
rithm chooses the variable which would not need a register for a longer period, thus
maximizing the area over which the freed register can be used.
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The algorithm uses profiling information, like the frequencies of the edges or the
weights of the regions in the control flow graph, in order to decide how the allocations
should be propagated from one region to another.
The instruction scheduler used by our algorithm is a cycle scheduler. In other words,
scheduling proceeds from one machine cycle to the next. This is necessary because
when an instruction is chosen for scheduling, register allocation will also be performed.
Therefore, the states of the registers (available or already allocated) at that program
point need to be determined.
The instruction scheduler is an adaptation of the Goodman and Hsu local instruc-
tion scheduler [23]. It takes into consideration the register pressure when selecting an
instruction so that the number of spills is reduced. In particular, when register pressure
is low the instruction selected is the one with the highest priority, where the priority is
computed based on the heights of the instructions over the exits of the blocks. In this
way ILP is maximized. If register pressure is high the instruction scheduler tries to find
an instruction which frees registers or at least does not need new ones, thereby avoiding
any increase in register pressure.
5.2 Analyses Required by the Algorithm
In order to perform register allocation, our algorithm requires some information
about the data flow of the code being compiled. This information is used mainly for the
register selection and spilling decisions.
First dataflow analysis [2, 39] is used to obtain liveness information. Next, exposed
uses analysis is performed. The information obtained from these analyses is then put in
a more appropriate form for our algorithm. For example, the initial liveness informa-
tion won’t be too useful as it changes during the scheduling. Instead, we employ the
information obtained from these traditional analyses to compute two usage counts for
each definition of a variable. The first count is the number of exposed uses that are in
the same region as the definition (i.e., the number of local uses). The second count is
the number of exposed uses that are outside the region containing the definition (i.e.,
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Figure 5.1: Example of computing local and non-local uses
the number of non-local uses). Also, we determine the closest region which includes an
exposed use as follows. If X is the region containing a definition vd, and W is the set
of regions that contain exposed uses of vd, then the closest region C for vd is defined as
C = Y ∈W such that ∀Z ∈W : d(X, Y ) ≤ d(X,Z)
where d() is the distance between regions X and Y . The distance between any two
adjacent regions is one, otherwise it is the sum of all distances on the shortest path
between X and Y . Distances are computed using breadth-first traversals of the control
flow graph.
The same information is determined for the variables that are live at the beginning
of each region in the control flow graph. The usage counts and the closest regions infor-
mation are kept in data structures associated with the definitions and with the regions,
and they are used for taking the spilling decisions.
Figure 5.1 presents an example of computing the local and non-local uses of two
variables, x and y, for a small control-flow graph consisting of four regions. In each
block all the definitions and uses of the two variables are shown. The local and non-
local exposed uses are computed for each definition and for the variables live at the
beginning of each region. For example, y is defined in block B1 but is used in blocks
B3 and B4, therefore at the point of its definition it has 0 local uses in block B1 and
2 non-local uses. The closest region that contains a use of this variable is B3 as the
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input : - R: a region that is not scheduled and not register allocated
- the liveness and the usage counts information for R
output: - R′: the region scheduled and register allocated
- the reconciliation code needed between R and its neighbors in the CFG
l = compute preferred locations(R, succ(R));
start locationsR = determine start locations(R, LI(R), pred(R), l);
if R ∈ succ(R) then
l = update pref locations(l, start locationsR);
end
compute data dependence graph(R);
compute etime ltime(R);
/* the priorities are computed based on the weighted heights of the operations
above all region’s exits */
compute operations priorities(R);
R′ = derive schedule and register allocate(R);
foreach S ∈ succ(R) such that S has been processed do
add reconciliation code(R, S);
end
foreach P ∈ pred(R) such that P has been processed do
add reconciliation code(P , R);
end
Figure 5.2: The main steps of the algorithm applied to each region
distance between B1 and B3 is 1, while the distance between B1 and B4 is 2. The same
information is computed in a similar way for the definition of x and for the live-ins of
each region.
5.3 The Algorithm
Figure 5.2 shows the main steps that are performed for each region that must be
scheduled and register allocated for. The notations used in the pseudo-code are summa-
rized in Table 5.1.
The order in which the regions are processed does not affect the correctness of the
algorithm, but it may affect the quality of the code produced because it influences the
way the allocations are propagated from one region to another and, thus, the amount
of reconciliation code needed. Experimentally, we determined that the depth first order
gives good results in most cases. The details of this problem will be discussed in Section
5.4, after the algorithm is presented. The following subsections explain in detail each
step of the proposed algorithm.
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Notation Interpretation
R the current region that is being processed
pred(R) the list with the predecessors of R in the CFG
succ(R) the list with the successors of R in the CFG
LI(R) the set of live-in variables of region R
ops(R) the list of operations in region R
start locationsR(v) the location of variable v at the beginning of region R
current locationsR(v) the current location of variable v during the processing of region R
end locationsRP (v) the location of variable v on the CFG edge between region P and R
local usesR(v) the current number of (exposed) uses of variable v in region R
non local usesR(v) the current number of (exposed) uses of variable v outside region R
freq(R→ S) the execution frequency of the edge between regions R and S
weight(R) the weight of region R
pref locationsR(v) the list of the preferred locations of variable v in region R
Table 5.1: Notations used in the pseudo-code
5.3.1 Preferred Locations
The goal of the first two steps is to propagate the allocations from the neighboring
regions that were already scheduled and register allocated for, such that the amount of
reconciliation code is reduced on the high frequency edges.
The first step of the algorithm is to compute the preferred locations for each of the
variables that are live at the end of the current region R. These preferred locations are
determined based on the allocations of the variables at the beginning of the successor
regions that have already been processed.
Because the allocations for the same variable may differ in these regions, a list is
made for each variable and it is sorted according to the frequencies associated to the
edges between region R and its successors. These frequencies are obtained from the
profiling information.
The list of preferred locations associated to a variable is used by the register alloca-
tor when it has to select a register for it. The allocator always tries to assign one of the
registers in this list (in the order that they are found in the list) so that the size of the
reconciliation code on the edges with high frequency is minimized.
Figure 5.3 shows an example of computing the list of preferred locations for a vari-
able v which is live at the end of region B1. This region has 3 successors B2, B3 and B4,
and the frequencies of the edges between B1 and these regions are 50, 20 and 30, respec-
tively. As region B2 is the most frequent successor, the first location in the preferred list













Figure 5.3: Example of computing the preferred locations
is register R1. Next preferred location is register R2 which is the register allocated to v
in region B4, the next most frequent successor of B1. The last preferred location is mem-
ory corresponding to the allocation of v in region B3, the least frequent successor of B1.
5.3.2 Allocation of the Live Ins
Before starting the actual scheduling and register allocation, the location for each
variable that is live at the beginning of the current region R has to be decided. Again,
the algorithm takes into consideration the allocations made in neighbor regions, this
time in the predecessors of region R.
The algorithm determines the predecessor regions which were already processed
and decides how to propagate the allocations. This is done also by considering the fre-
quencies of the edges between the predecessors and the current region. The allocations
are propagated mainly from the predecessor P for which freq(P → R) is highest. The
pseudo-code in Figure 5.4 shows how this is done.
foreach v ∈ LI(R) do
if end locationsRP (v)= memory and local usesR(v)= 0 then
start locationsR(v) = memory;
else if end locationRP (v)= reg then
start locationsR(v) = reg;
end
end
Figure 5.4: The propagation of the allocations from predecessor P for which
freq(P → R) is the highest
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A variable, v, that was in memory at the end of P is considered to be in memory at
the beginning of region R only if there is no use in the latter. If there are uses of v, a
load will have to be inserted before the first use and this will be done on all paths that
include region R. Therefore if v was in a register in another predecessor, on that path a
store and a load will be added (the store will be part of the reconciliation code between
the 2 regions). Empirically, we found it better to put v in a register from the beginning
of R, thus the load being inserted only on the edge between P and R.
For variables that were in memory at the end of P and are used in R, registers are
selected by taking into consideration the allocations in the other processed predecessors
of R. If none of the regions in pred(R) was processed yet, then registers are selected
for the live-ins using the method described in Section 5.3.4. If there are too many live-
in variables and the number of available registers is not enough, spilling decisions are
made. The heuristic used for spilling is explained in Section 5.3.6.
Figure 5.5 presents an example of allocating three live-in variables x, y and z at
the beginning of a region B4, based on the allocations done in the three predecessors
B1, B2 and B3. We assume that all three variables are used in B4. As shown in the
figure, region B1 is the most frequent predecessor of B4, thus the algorithm attempts to
propagate the allocations made in this region and x is assigned register R1. However, y
and z are in memory at the end of B1, but as they have local uses in B4, the algorithm
tries to assign them registers taking into consideration the allocations done in the other
predecessors. Therefore, propagating the allocation from B2, y is assigned R3, while z
























Figure 5.5: Example of allocating the live-in variables
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issue time = 0;
while ∃op ∈ops(R) such that op is not scheduled do
ready list = list of all not tested, unscheduled ops in R with etime ≤ issue time for
which all predecessors in the dependence graph were scheduled;
if ready list is empty then
issue time = issue time + 1;
mark all unscheduled ops as not tested;
continue;
end
op = select instruction(ready list);
success = schedule op(op, issue time);
if not success then




if op is a procedure call then
add save code for all caller-saved registers that are currently allocated;
mark all variables allocated to caller-saved registers to be in memory;
end
end
Figure 5.6: The pseudo-code for the instruction scheduler
5.3.3 The Scheduler
The scheduler used in our algorithm is an adaptation of Goodman and Hsu’s in-
struction scheduler [23]. It is a cycle scheduler where operations in a particular cycle
are completely processed before the operations in the next cycle. This constraint is nec-
essary because the allocation is done immediately after an instruction is scheduled and
the register allocator has to know the exact state of each register (i.e., whether it is free
or allocated) at that cycle.
The pseudo-code of the instruction scheduler is shown in Figure 5.6. At each step
the list of the instructions that are ready for scheduling is computed. An instruction is
ready if all of its predecessors in the data dependence graph have already been sched-
uled.
The selection of the instruction to be scheduled is done as follows. If the register
pressure is low the scheduler selects the operation from the ready list that has the highest
precomputed scheduling priority and the lowest earliest time. This is an attempt to
extract as much ILP as possible. The algorithm considers there is pressure on a register
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file if the number of free registers is less than the number of unscheduled definitions in
R that require registers from that particular register file. The number of unscheduled
definitions is used as a worst case value. The actual register pressure may be less than
this, but we consider that it is better to use a worst case value in order to control the
register usage before reaching the point when there are absolutely no more free registers.
If there is pressure on any register file then the operations are divided into three
categories:
• operations that free or do not need new registers from register files with high
pressure have the highest priority
• operations that may lead to freeing registers from register files with high pressure
because they use variables which die before the end of region R (i.e., their non-
local uses count is zero) have the second highest priority
• the rest of the operations have the lowest priority
Within each category the operations are sorted according to the precomputed priorities.
The operation selected for scheduling is the first ready operation from the highest
priority category. After an instruction is selected for scheduling, a check is performed
to see if there is a functional unit available for it at the current cycle. If the instruction
cannot be scheduled at the current issue time, it is marked as ‘tested’ so that it is not
selected again in the next iteration of the scheduling loop. Otherwise, it is scheduled
and next step is to allocate registers for its operands. Register allocation is described in
Section 5.3.4.
If a procedure call is being scheduled, the caller-saved registers that are allocated
must be saved before the call and restored afterwards. To perform the saving, for each
allocated caller-saved register a store is added to the spill code list. The spill code list
is a list which contains the load/store operations that must be added and the insertion
points for each of them. However, a store can be omitted if the variable was saved
before (for example because of some earlier calls) and the variable was not modified
since the last save.
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Normally, a restore is done immediately after the call. In our algorithm the loads of
caller-saved register variables are not added after the call. Instead, loads are added when
the first use is encountered or at the end of the region if there are no more uses in that
region. In this way, if there are a number of successive calls in the region and some of
the variables are not used in between calls, we would reduce the amount of save/restore
code. When the store is done, the register saved is not marked as free because we want
to keep it available for the variable that was using it. We are trying to keep a variable in
the same register as much as possible, as this can decrease the amount of reconciliation
code. Only in the case that we run out of free registers and a spill is necessary we may
reuse this register for another live range, if there is no other better option.
5.3.4 Register Allocation
To begin register allocation for a scheduled instruction, the sources of the instruction
are examined to determine if any of them is in memory. A source operand may be in
memory if it was caller saved or spilled. For these source operands loads must be
added to the spill code list. If a source variable was caller saved then it should have an
associated register, unless it was spilled sometime after being saved. If a source operand
is spilled, then a register must be also selected. For the other operands, the registers
allocated to them can be determined from the current locations map. Figure 5.7 shows
how the source operands are treated by our algorithm.
The local usage count for each source operand, v, is updated and a check is made to
see whether that was its last use. This occurs if both usage counts for v are zero. If this is
a last use of v, the register used by v is marked as free and if v does not have a preferred
location then the register used is added to its preferred locations list. In this way, if there
is another definition of v in the current region the algorithm will attempt to use the same
register as before, and sometimes this can lead to reduction in the reconciliation code.
For each physical register we maintain a list of the last scheduled instructions that
use it. This list is necessary because the scheduling is done simultaneously with regis-
ter assignment, and before the algorithm may reuse a register for a different variable it
needs to consider the anti-dependences with respect to the last uses of that register.
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foreach source operand s of op do
if s is marked ’caller-saved’ and current locationsR(s) = reg then
add a load of s to reg in spill code list;
unmark s;
else if current locationsR(s) = memory then
select a register reg for s;
current locationsR(s) = reg;
add a load of s to reg in spill code list;
else reg = current locationsR(s);
bind reg to s;
local usesR(s) = local usesR(s) - 1;
if (local usesR(s) = 0) and (non local usesR(s)= 0) then
mark reg as free;
if pref locationsR(s) is empty then
add reg to pref locationsR(s);
end
end
add op to the last uses list of reg;
end
Figure 5.7: Register assignment for the source operands of an instruction
foreach destination d of op do
update local usesR(d) and non local usesR(d) with the information associated to this
definition;
select a register reg for d;
bind reg to d;
current locationsR(d) = reg;
end
Figure 5.8: Register allocation for the destination operands of an instruction
The destinations of the scheduled operation are examined next. A register must be
selected for each destination and the usage counts need to be initialized with the ones
computed for this definition (Figure 5.8).
As a result of register allocation, the pressures on the different types of registers
must be updated after the processing for the current instruction is completed.
Assuming that there are free registers, when a register must be selected for a variable
the selection is done as follows (the pseudo-code is shown in Figure 5.9). First, if the
variable has a non-empty list of preferred locations, then each location in the list is
tested for availability. If a register is available, another test is made to determine whether
the anti-dependences between the last uses of that register and the current operation
CHAPTER 5. A NEW ALGORITHM 52
if there are no free registers then
/* spill needed */
return −1;
end
if pref locationsR(v) is not empty then
foreach location l in pref locationsR(v) do
if l is an available register then





decide if a caller saved or a callee saved register is preferred;
reg = select first available register of that type;
if unable to find reg then
reg = select any available register;
end
return reg;
Figure 5.9: Register selection
permit the scheduling of the latter at current cycle. If the register also passes this test,
then it is selected.
If none of the preferred locations can be used, the algorithm will decide if a caller
or a callee saved register should be used. Details of this decision will be explained
in the following section. The first available register of the appropriate type, if any, is
selected. Again, anti-dependences from the last uses must be checked. If no register
of the chosen type is free, any available register that can be used at the current cycle is
selected. The selection is done so that, if possible, the register chosen is not preferred
by another variable. This is checked against a set of preferred registers maintained for
each register file. In this way, the algorithm tries to keep those registers available for the
variables that need them and, this in turn minimizes the amount of reconciliation code.
5.3.5 Caller/Callee Saved Decision
When a procedure is called the registers used in the calling procedure need to be
saved as the called procedure may corrupt the contents of those registers. In this algo-
rithm we consider the model in which the register sets are partitioned into both caller-
saved and callee-saved sets.
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When a register is selected for a variable, the allocator has to decide whether a
caller-saved or a callee-saved register should be used such that the save and restore
overhead is minimal. To do this, the costs of using a caller-saved and a callee-saved
register are estimated. To compute the cost of using a caller-saved register the number
of procedure calls in the variable’s live range must be known because in the worst case,
a save and a restore need to be done for each call. As the schedule is not finalized at the
moment of register allocation, an accurate estimation of this cost cannot be made.
The algorithm estimates the number of calls which will be included in the live range
of a variable before the scheduling as the total number of calls that are in the regions
where that variable is live. This estimate is not accurate because it is possible that some
calls will be scheduled outside the live range, before the definition or after the last use.
Based on this number of calls, the cost of using a caller-saved register is computed with
the following formula:
caller saved cost(v) =∑R∈LR(v) weight(R)× number calls(R) × (store latency + load latency)
where LR(v) represents the live range of variable v.
The cost of using a callee-saved register depends on the weights of the prologue and
epilogue regions:
callee saved cost(v) = weight(prologue)× store latency + weight(epilogue)× load latency
The weights of the regions are obtained from the profiling information and they are
an indication of how frequently those regions are executed.
These costs are computed in the analysis phase. When a register is needed for a vari-
able, a check is made to see if some or all the calls in the current region have already
been scheduled. If so, the caller-saved cost of that variable is updated accordingly. The
two costs are compared and the preferred type of register is the one with the lower cost.
An example of deciding between caller and callee saved registers is presented in
Figure 5.10 which shows the control-flow graph corresponding to a small procedure.
Two variables, x and y, are considered in this example and all their definitions and uses
are marked on the graph. Region B1 is the prologue region of the procedure, while B5
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Figure 5.10: Example of choosing caller or callee saved registers
is the epilogue region. We assume a latency of 2 cycles for both the load and the store
instructions. As variable x is live only in regions B1 and B2 which do not include any
calls, the cost of using a caller saved register is 0. In the case of y, this cost is higher than
0 as there are two calls in the regions where y is live. Using the formula given above
the computed cost is 460. The cost of using a callee saved register is the same (80) for
both variables as it depends only on the weights of the prologue and epilogue regions.
Therefore, for x is better to choose a caller-saved register, while for y a callee-saved
register is less costly.
5.3.6 Spilling
For spilling, our heuristic will choose the variable whose earliest subsequent use is
furthest away from the current program point. This variable will not need a register
for a longer period of time, thus the area over which the freed register may be used is
maximized, and it is also possible that when the first use of the spilled variable is en-
countered the register pressure would have been lowered, making a free register avail-
able. The algorithm also takes into consideration the allocations made in the successor
regions when making spilling decisions.
For each register file a set with all the operands that occupy registers is kept. In
order to make the best choice, every allocated variable from the corresponding set is
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examined. Whether a variable makes a better spill candidate than another is decided by
examining their associated usage counts as well as their preferred locations lists.
If one of the variables has local uses and the other does not, then clearly the second
one is a better spill candidate. If both variables have local uses, then it is hard to make
a clear choice. We do not yet know which variable will have a later use that will be
scheduled first. The algorithm chooses the one with less uses.
If none has local uses, then their preferred locations lists are examined. These lists
were computed based on the locations of the variables in the successor regions. A vari-
able which is either in memory or is not live in the processed successors is considered
a better choice for spilling because at the end of the region it should be in memory
anyway. If both variables are in registers in at least one of the successors then the costs
of spilling them and the costs of keeping them in registers are estimated. The cost of
spilling a variable is the sum of the frequencies of the edges between the current region
and the successors in which the operand is in a register because on these edges loads
must be added if the variable is spilled. The cost of keeping a variable in a register
is the sum of the frequencies of the edges between the current region and the succes-
sors in which the operand is in memory because on these edges stores must be added
if the variable is not spilled. If the latter cost is greater than the former for one of the
variables, then that variable is a good choice to spill. If for both variables the cost of
spilling is greater, then these two costs are compared and the variable with the lower
cost is chosen as the spill candidate.
If there is no information about the locations in the successors because none of them
has been processed yet, then the variable for which the closest region containing a use
is the furthest away is considered the better choice. If the closest regions with the first
subsequent uses of those variables are at the same distance, then the decision is made
based on the weights of those regions (i.e. the variable chosen is the one for which the
closest region has a lower weight). We use the weights as tie-breakers because we try
to estimate how expensive it will be to load the spilled variable, and the place where we
first need to do this is the closest region where it is used.
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Figure 5.11: Spilling examples
Figure 5.11 shows four examples of spilling decisions. All examples assume that
the choice is done between two variables x and y, for which the uses and allocations
in each region are indicated on the control flow graphs. In the first example, as x has
a local use and y does not, the latter is a better choice to spill. In example 2, none of
the two variables are used in region B1 where the spilling must be done. Therefore
the algorithm considers the allocations done in the successor regions, and, as x is in
memory in both successors, it is a better candidate for spilling. Example 3 is similar to
the second example, but in this case x is in a register in B3, thus we need to determine
the costs of spilling and keeping in registers for both variables. It is easy to see that for
x the cost of spilling is less than the cost of keeping it in a register as x is in memory
in the most frequent successor. Therefore, x is a better choice than y which resides in
a register in both successors. In the last example, none of the successors of B1 was
processed yet, thus we need to determine which variable has the first use furthest away
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from the spilling point. Variable y has the closest use in region B3,while x is first used
in B5. As the distance between B1 and B5 is larger than the distance between B1 and
B3, x is chosen for spilling.
After a variable is chosen for spilling, a store is added to the spill code list. If a
variable is chosen to be spilled and there were no other uses of it before the spill point,
then it is considered to be in memory from the beginning of that region. Thus, the store
can be done earlier as part of the region’s reconciliation code. Our experiments indicate
that this leads to improvements in a lot of cases. A store of the variable would be done
anyway on all paths that pass through that region and it is possible that the amount of
reconciliation code between the predecessor regions and this region would be reduced
if that variable was or will be (if there are predecessors not processed yet) in memory
in some of the preceding regions.
After all the regions are scheduled and register allocated, a second pass is necessary
in order to add the spill code and the save/restore code for the callee-saved registers to
the schedule. This pass is not as expensive as a normal scheduling pass because we do
not need to perform any setup. The dependence graph is updated during the integrated
phase considering the allocations made, and also new dependences are added for the
spill operations.
Therefore, the algorithm needs two passes: one in which the scheduling and register
allocation are done simultaneously for each region in the compiled procedure, and one
in which the spill code is inserted.
5.4 Region Ordering
The order in which the regions are processed does not affect the correctness of the
generated code, but may affect its quality because it influences the way the allocations
are propagated from one region to another and, thus, the amount of reconciliation code
required.
In order to illustrate this problem better, we provide here a small example. Fig-
ure 5.12a shows a control flow graph consisting of five blocks. We assume that we have






















Figure 5.12: Impact of region order on the propagation of allocations
a definition of the variable x in the block B1 and that x is live in all of these blocks. We
will consider the impact of two possible orderings for processing the five regions on the
allocations for x.
Let us first consider the order B4, B2, B1, B5, B3. The result of the allocations of
variable x for this ordering is shown in Figure 5.12b. In region B4, x is assigned register
R1. This allocation is propagated to B2 which is a predecessor of B4, and then from
B2 to B1. When region B5 is considered, x is allocated to a different register, say R2,
because none of B5’s neighbors in the graph has been processed yet and so no propa-
gation can be done. In case of region B3, the algorithm propagates the allocation from
the predecessor B1. Thus x is assigned to register R1. As a result of these allocations
it is necessary to introduce a move as reconciliation code between regions B3 and B5
because x resides in different registers in these blocks.
Let us now consider the ordering B1, B2, B4, B3, B5. Figure 5.12c shows the results
for the allocations of x using this ordering. In B1, x is assigned register R1. This
allocation is propagated to the successor B2, and from there on to B4. When region
B3 is processed the algorithm will take into consideration the allocation made in its
predecessor B1, thus x is assigned to R1 also. Similarly, another propagation is done to
region B5. As a result, for this ordering x will be assigned to the same register in all the
given regions and no reconciliation code is required.
We experimented with some common orderings: (1) depth-first traversal of the con-
trol flow graph, (2) breadth-first traversal of the control flow graph and (3) post depth-
first traversal of the flow graph (this in fact is a post order numbering of the DFS).
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Benchmark DFS down DFS up BFS down BFS up Post DFS down Post DFS up
164.gzip 124.76 125.6 125 126.5 124.6 125.5
168.wupwise 1315.6 1326 1317 1327 1317 1323
171.swim 1049.9 1051.4 1059.8 1057.8 1061 1053
177.mesa 340.5 354.7 341.6 350.3 339.6 359.9
179.art 560.2 574 563 571 578.7 579
181.mcf 1002.2 1019.3 1011 1006.2 1009.6 1009.8
183.equake 534.5 537 535.5 536 535.3 538
186.crafty 206.5 214 208 214 207.4 214.8
189.lucas 394 398.3 396 399.7 397 401.7
191.fma3d 2337 2349.9 2342 2349 2339 2171
197.parser 587.6 602 585.5 609.3 587 607.5
254.gap 314.6 318 312 317.9 315.2 318
256.bzip2 120.5 123.1 121.2 123.4 119 121
Table 5.2: Execution times (seconds) for different orderings used during compilation
Each traversal was performed in both down and up directions. Down means that it
starts from the prologue region and it follows the successor nodes, while the up traver-
sal begins from the epilogue region and follows the predecessor nodes. In most cases
(see Table 5.2), using the depth-first ordering (down) gave better results. Therefore, we
chose DFS ordering in our implementation.
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CHAPTER 6
EXPERIMENTAL RESULTS AND EVALUATION
6.1 Experimental Setup
To evaluate the impact of our integrated instruction scheduling and register allo-
cation algorithm on the performance of the compiled code, we implemented it in the
OpenIMPACT RC4 compiler and compared it against the conventional three-pass ap-
proach. The OpenIMPACT compiler [42] incorporates many of the advanced compi-
lation techniques developed by the IMPACT research team including predicated com-
pilation, scalable interprocedural pointer analysis, speculative hyperblock acyclic and
modulo scheduling, instruction-level parallelism optimizations and profile-based opti-
mization. We chose to use the OpenIMPACT research compiler as it was designed to
maximize code performance. It features several aggressive optimizations and structural
transformations that make use of the EPIC characteristics of the Itanium architecture.
The Itanium (IA64) architecture, which we considered for our implementation, is a
statically scheduled architecture that follows the EPIC approach and has several kinds
of hardware support for exploiting higher ILP, like for example predicated execution
and rotating registers. We modified the IA64 back-end of the OpenIMPACT compiler
such that it can run one of the following alternatives:
• the original three-pass scheduling and register allocation implemented in Open-
IMPACT which uses a graph coloring register allocator (abbreviated as PRP GC).
This is the traditional high-optimizing approach used in most compilers.
• a three-pass scheduling and register allocation that uses a linear scan allocator
(abbreviated as PRP LS). This alternative is used in order to compare our inte-
grated algorithm to a fast separate scheduling and allocation that employs the
linear scan algorithm.
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• the integrated instruction scheduling and register allocation proposed in this thesis
(abbreviated as ISR).
All other parts of the compiler were not modified.
The schedulers employed in these alternatives are similar. They are all cycle-driven
and can schedule basic blocks, hyperblocks or superblocks. In addition, all three im-
plementations perform bundling for the IA64. The control flow graph used is identical
and the same regions are scheduled in all approaches, so we consider this comparison
to be fair. The only differences between the PRP schedulers and the ISR one is the way
the operations are prioritized and the fact that the latter one also integrates the register
allocation. Furthermore, both PRP and ISR use the same profiling information obtained
from the frontend passes.
For our performance measurements we used the SPEC2000 [52] suite of bench-
marks and we compiled and ran each benchmark using each of the alternatives described
above. We evaluated the compile-time performance and also the run-time performance
of the resulting code in each case. All experiments were made on an Intel IA64 machine
with 2GB of RAM and four 900MHz CPUs, running Linux kernel version 2.6.3.
6.2 Compile-time Performance
Table 6.1 compares the compile-time performance of the three mentioned approaches.
The timings reported in this table were obtained by timing only the instruction
scheduling and register allocation phases. In particular, we recorded the time before
starting the scheduling and register allocation passes and the time after these passes fin-
ished, using the getrusage system call. The difference of these two recorded times
was summed over all the procedures in each benchmark to produce the times shown in
the table.
The results show that our algorithm is, on the average, nearly twice as fast as a three-
pass scheduling and allocation approach that employs a graph-coloring algorithm. It is
also considerable faster than the approach that performs separate scheduling and linear
scan register allocation.
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Benchmark Time in seconds Ratio Ratio
PRP GC PRP LS ISR PRP GC/ISR PRP LS/ISR
164.gzip 8 6.4 4.42 1.81 1.45
168.wupwise 14.5 11.8 7.24 2 1.63
171.swim 4.8 4 2.01 2.39 1.99
173.applu 79 64 50 1.58 1.28
177.mesa 235 189.4 130.5 1.8 1.45
179.art 8.8 7.2 3.9 2.26 1.85
181.mcf 3.4 2.7 1.89 1.8 1.43
183.equake 17.7 13.8 8.2 2.16 1.68
186.crafty 126.5 98 58.4 2.17 1.68
187.facerec 63 48.8 39.86 1.58 1.22
188.ammp 215 165.6 99.1 2.17 1.67
189.lucas 30 23 14.2 2.11 1.62
191.fma3d 1383 1085 905 1.53 1.2
197.parser 34.5 28.9 19.8 1.74 1.46
254.gap 345 238.9 132.46 2.6 1.8
255.vortex 381 355.3 283.4 1.34 1.25
256.bzip2 11.9 9.7 5.87 2.03 1.65
300.twolf 164 119.6 81.1 2.02 1.47
Average 1.95 1.54
Table 6.1: Comparison of time spent in instruction scheduling and register allocation.
6.2.1 Spill Code
We also compared the amount of spill code generated by ISR and PRP GC. We
counted the (static) number of spill operations that were produced by both methods and
divided it by the total (static) number of operations resulted after the two optimizations
were applied in order to obtain the percentage of spill code. The results are shown in Ta-
ble 6.2 and they indicate a dramatic reduction in the size of spill code in the case of our
proposed algorithm. The reason of this improvement is that the allocator employed in
our approach, in contrast to the default graph-coloring allocator used by OpenIMPACT,
does live range splitting.
6.2.2 Reduction in Compile Time: A Case Study
In this section, we will focus our attention on one particular benchmark, namely
254.gap to give the reader some insights into where the gains in compilation time are
coming from.
We obtained breakdowns of the time spent in PRP GC, PRP LS and ISR by timing
each steps of the algorithms. The results are shown in Tables 6.3, 6.4 and 6.5. These
tables show us where the significant time differences are. In particular, we note the
following.
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Benchmark Spill code percentage Total instructions
PRP GC ISR PRP GC ISR
164.gzip 6.58% 1.43% 33,680 30,072
168.wupwise 5.15% 0.26% 35,708 32,592
171.swim 1.68% 1.35% 6,922 6,906
173.applu 3.95% 0.62% 48,756 46,172
177.mesa 1.97% 1.83% 425,951 428,487
179.art 1.24% 0.73% 16,565 16,493
181.mcf 0.36% 0.19% 11,534 11,454
183.equake 1.69% 0.6% 18,787 18,427
186.crafty 4.2% 0.36% 159,940 148,856
187.facerec 5.4% 2.87% 76,148 72,800
188.ammp 5.51% 1.6% 135,863 127,183
189.lucas 2.3% 0.48% 31,183 30,411
191.fma3d 5.76% 2.02% 970,128 902,004
197.parser 1.88% 0.29% 91,437 88,021
254.gap 5.75% 0.84% 556,292 501,080
255.vortex 8.97% 4.64% 530,799 483,719
256.bzip2 8.72% 0.8% 29,880 25,356
300.twolf 0.64% 0.34% 209,382 208,138
Average 3.99% 1.18%
Table 6.2: Comparison of spill code insertion
Step description Time in seconds
1 prepass scheduling 148.4
2 setup register allocation, compute dataflow info and allocation constraints 73.36
3 compute virtual register live ranges 2.06
4 decide register saving convention (caller/callee) for each virtual register 0.5
5 construct interference graph 4.12
6 perform graph coloring algorithm 2.69
7 insert necessary spill code (this includes the code for caller saved regs) 0.65
8 insert code to adjust SP and code to save and restore callee saved registers 59.77
9 postpass scheduling 53.5
Table 6.3: Detailed timings for the PRP GC approach
1. The setup time for the graph-coloring register allocator is longer than the equiv-
alent step of our ISR approach. It also takes more time than steps 2 and 3 of the
PRP LS solution.
2. The time spent in the second pass of our integrated approach in which the spill
code is scheduled is less than half of the time consumed by the postpass schedul-
ing.
3. The time spent in prepass scheduling (PRP GC) is more than eight times larger
than the time consumed by our integrated scheduling and allocation pass, i.e.,
step 4 in Table 6.5.
We shall now examine the differences in the times observed. Step 2 of PRP GC is
slower than step 1 of ISR because it involves not only dataflow analysis, but also some
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Step description Time in seconds
1 prepass scheduling 92.8
2 liveness analysis 23.1
3 compute live intervals 4.3
4 perform the linear scan algorithm 1.6
5 rewrite the code and insert spill operations 0.6
6 insert code to adjust SP and code to save and restore callee saved registers 62
7 postpass scheduling 54.5
Table 6.4: Detailed timings for the PRP LS approach
Step description Time in seconds
1 data flow analysis and setup of necessary data structures 45.49
2 compute preferred locations 0.57
3 determine start locations 0.97
4 scheduling and register allocation 17.86
5 addition of reconciliation code 0.26
6 insert code to adjust SP and code to save and restore callee saved registers 47.9
7 addition and scheduling of spill code 17.94
Table 6.5: Detailed timings for our ISR approach
additional work like computing the allocation constraints for the graph-coloring register
allocator.
Before the start of prepass scheduling, data dependences have to be computed.
OpenIMPACT uses liveness and dominator information to draw the data dependence
graph. This necessitates a dataflow analysis. After scheduling, another dataflow analy-
sis must be performed prior to register allocation because the liveness information was
changed by the prepass scheduling. The ISR approach is faster as it does both opti-
mizations in one step and it only needs to perform the dataflow analysis once, at the
beginning. In our ISR algorithm, we maintain exposed uses counts so that we know
when a variable is no longer live.
Prior to the dominator and liveness analysis, the prepass scheduler also performs a
partial dead code elimination. While this step may sound like an additional optimiza-
tion, it in fact rebuilds the predicate flow graph which is used in the subsequent dataflow
analyses. It is therefore an integral part of the scheduler. The prepass scheduler next
constructs the dependence graph and performs the scheduling itself. The code is rewrit-
ten using the generated schedule and in the end another optimization is done. This last
step attempts to eliminate output dependence stalls between load operations and the
next instructions that have the same destinations as the loads. We disabled this step
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for the PRP LS alternative in order to have the same amount of optimizations as in our
ISR approach and make it more comparable. For PRP GC we decided to keep it, as we
want to compare our algorithm with the regular high-optimizing approach employed in
current compilers.
The postpass scheduler performs also all of these steps, except the last one. Because
register allocation is done separately, the postpass scheduler has to reconstruct the de-
pendence graph and for this it has to re-do the dataflow analyses. During the integrated
phase of our ISR, the dependence graph is updated on the fly and, thus, the injection
and scheduling of spill code can be done quickly. Our ISR scheduler is simpler, but it
still can generate high quality code as will be shown in the next section.
Step 8 of PRP GC and the corresponding step 6 in PRP LS adjust the stack refer-
ences and insert code for saving callee registers. This step takes a considerable amount
of time. It first requires two data flow analyses: liveness and reaching definitions, and it
also needs to compute the total amount of space needed on the stack. Next, it makes a
pass through the entire code in order to update stack references and add operations for
saving the callee registers, for saving and restoring the Itanium GP register around calls,
and for modifying the stack pointer in the prologue and in the epilogue regions. A sim-
ilar pass is done in our integrated solution because the stack references may be updated
only after we know how much stack space is needed for the procedure being processed.
6.3 Execution Performance
Table 6.6 compares the execution times of the code generated by the three ap-
proaches.
The execution times were obtained using the Linux time command. This table also
shows the differences between the execution time of each benchmark compiled using
the three-pass approaches and the run time of the same benchmark compiled using our
integrated approach. These differences are expressed as percentages of the run time of
the benchmark compiled using the non-integrated approach. Negative values indicate
poorer performances of the binaries produced by our algorithm.
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Benchmark Time in seconds Difference Difference
PRP GC PRP LS ISR ISR/PRP GC ISR/PRP LS
164.gzip 124.79 124.7 124.76 0.02% −0.05%
168.wupwise 1313.5 1318 1315.6 −0.16% 0.18%
171.swim 1045.1 1052 1049.9 −0.46% 0.2%
173.applu 913 936 886.8 2.87% 5.26%
177.mesa 333.3 343.1 340.5 −2.16% 0.76%
179.art 567.7 577 560.2 1.32% 2.91%
181.mcf 1000 1014.2 1002.2 −0.22% 1.18%
183.equake 530.2 535.6 534.5 −0.81% 0.21%
186.crafty 201.6 210.1 206.5 −2.43% 1.71%
187.facerec 2940 2974 2957 −0.58% 0.57%
188.ammp 837.3 842.2 828.9 1% 1.58%
189.lucas 391 399.3 394 −0.77% 1.33%
191.fma3d 2328.4 2344.7 2337 −0.37% 0.33%
197.parser 591.4 590.3 587.6 0.64% 0.46%
254.gap 312.8 316.5 314.6 −0.58% 0.6%
255.vortex 100 101.4 103.3 −3.3% −1.87%
256.bzip2 120.6 126.5 120.5 0.08% 4.74%
300.twolf 675 706.7 660 2.22% 6.61%
Average −0.21% 1.48%
Table 6.6: Comparison of execution times
The measurements show that our integrated algorithm produces executables of a
quality near to those produced by the conventional three-pass approach. The average
difference was an insignificant −0.21%, and even the worst-case was a small value
(−2.43%). There are also instances in which our algorithm performed marginally bet-
ter. The code generated by a three-pass approach that employs linear scan is slower
than both our integrated approach and the three phases one that uses graph-coloring
allocation.
We believe that the performance trade-off is reasonable considering that our algo-




In this thesis we presented and studied a new algorithm that integrates the two im-
portant optimization phases of a compiler’s backend – instruction scheduling and reg-
ister allocation – in an attempt to eliminate the phase-ordering problem. Two main
objectives where considered: obtaining high quality compiled code and reducing the
compilation time. We have chosen to combine the scheduler with a linear-scan regis-
ter allocator because this type of allocator is simple and fast. An important feature of
our work is that we attempted to do this integration on a global basis and we carefully
studied the impact of our heuristics on the amount of reconciliation and spill code. We
showed how they can be tuned to minimize spill code and thereby to enhance the per-
formance. Another novel contribution is the use of execution frequency information in
optimizing the reconciliation code between allocation regions.
Our technique schedules, register allocates and rewrites instructions in a single pass
and, although it needs a second pass to add the spill code, it proved to be much faster
than a separate scheduling and register allocation.
We compared both the compile time and the execution time performance of our al-
gorithm to that of a conventional three-pass code scheduling and register allocation that
is done in the OpenIMPACT compiler. We found that our approach is competitive in
the quality of the generated code while halving the time it took to perform these two op-
timizations. In scenarios such as just-in-time compilation, online binary translation, or
online re-optimization, where compilation time is as important a concern as the quality
of the code, we believe that our integrated algorithm can have a significant impact.
Future work includes extending the algorithm to take predication into consideration
when doing the register allocation. Currently, predicated code is supported but the re-
sults are not optimal as we do not make an analysis of which registers are available on
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different control flow paths distinguished by different predicates. Another prospect is
to consider other optimization goals, for instance optimizing for power consumption or
code size (not only execution time performance) which are very important in the case of
embedded systems. We believe that exploring different alternatives in integrating sig-
nificant compiler optimizations like these two can be very valuable in achieving better
performance at both compile time and runtime.
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